MATLAB EXPO 2019


Verify 5G System Performance
Using Xilinx RFSoC and
Avnet RFSoC Development Kit ◆

Matt Brown



Elements of an RF Development System

Modeling and simulation of the entire signal chain





Elements of an RFSoC Development System

Modeling and simulation of the entire signal chain






Signal Processing from RF Front-End to Digital

Digital Mixing and Filtering Direct-Sampling A complete DSP subsystem High channel count Digital Up-Conversion and Down-Conversion Multiple Configurations Gain/Phase 4GSPS Decimation Compensation IQ Mixers 12-bit I/Q RF or ADC Real NCO Logic Gain/Phase **Fabric** 6.5GSPS Interpolation Compensation I/Q Mixers I/Q 14-bit RF Real DAC NCO Internal PLI Flexibility to Bypass Subsystem Optionally bypass subsystem for fully custom signal conditioning

Not possible with discrete converters (I/O limitation)


Communication-Grade PLLs
Utilize lower frequency on-board clocks

How Do We Characterize RF Hardware?







Characterize 5G NR at the Band of Interest




Noise Spectral Density



Adjacent Channel Leakage Ratio (ACLR)



IM3




This is what happens when two tomes are input $(f_1 \& f_2)$ into non-linear system, i.e., mixing

WP509_08_010719



How Do We Characterize RF Hardware?





Avnet Products & Emerging Technologies Group






Abstract the hardware using a suitable language

Deliver an intuitive app built natively in MATLAB®




A History of SoC Abstraction







Explore Zynq UltraScale+ RFSoC from Antenna to Digital





Abstracting the Hardware











Avnet RFSoC Explorer for MATLAB and Simulink D DAC Multi-Plots tab File Main Tab Qorvo RF Tile 1 DACs **NVNET** ignal Source Tile 1 DAC 3 Mix-Mode Interpolation Inverse Sinc 4x ▼ On QMC correction Fine ▼ IQ->Real RFSoC Explorer for MATLAB and Simulink Analog Fc (MHz) Connection to ZCU111 ignal Source Tile 1 DAC 2 No TCP connection dBFS LTE Waveform Mix-Mode Interpolation Data Transfer Configure NDLRB Inverse Sinc Configuring Target 3195 Download 20MHz 100 4x ▼ On 6389.76 Sample rate (MS/s) E -3195 QMC correction Signal Plot Fine ▼ IQ->Real Off 1843 Analog Fc (MHz) Time Frequency Off On Baseband DAC Output LTE Downlink E-TM Generator Spectrum Analyzer Generate downlink test model (E-TM) waveforms. These are Clock Source Clock Ref (MHz) Internal PLL Tile Clock (MHz) specified in TS36.141 (section 6) for testing the downlink 6389.76 transmitter characteristics. Tile 1 DAC 2: LTE Waveform Test model number 1.1, 20MHz at DAC Output 6389.76 MSPS 1.1 Test model ignal Source Tile 1 DAC 1.4MHz Bandwidth -100 Interpolation Cell identity -150 FDD Duplex mode 4x w 10 Number of subframes -200 ▼ 10->Real Windowing (samples) Analog Fc (MHz) tmwaveform Waveform output variable Resource grid output variable tmgrid lignal Source Tile 1 DAC 0 tmconfig E-TM configuration output variable Interpolation -2000 -1000 1000 2000 3000 -3000 Help Generate waveform MHz 4x ▼ QMC correction ▼ IQ->Real Analog Fc (MHz)























Modeling the Digital Up-Converter in RF-DAC Tile






Avnet RFSoC Explorer for MATLAB and Simulink Main Tab Tile 1 DACs DAC Multi-Plots tab **AVNET**° signal Source Tile 1 DAC 3 Mix-Mode Interpolation Inverse Sinc 4x ▼ On QMC correction ▼ IQ->Real RFSoC Explorer for MATLAB and Simulink Analog Fc (MHz) Connection to ZCU111 signal Source Tile 1 DAC 2






30. Normal

RF Link Budget Analysis of Qorvo Front End



Next ... Digital Pre-Distortion to Linearize the PA





RFSoC Explorer in MATLAB Apps Store



avnet.com / rfsockit

Installation – MATLAB Apps & Add-Ons

Requires – Communications Toolbox Support Package for Xilinx Zynq-Based Radio

Free MATLAB Trial Package for Wireless Communications @ mathworks.com/rfsoc



MATLAB EXPO 2019

Thank You!

