Generate HDL IP core from your DUT for deployment to the default system
reference design or custom reference design registered with the
HDL Coder™ can generate a custom HDL IP core that you can deploy to the
Intel® FPGA boards. You can integrate the generated IP core into the
default system reference design or into your own custom reference design
that you register for the board.