Main Content

Data Capture Workflow

Use FPGA data capture to observe signals from your design while the design is running on the FPGA. This feature captures a window of signal data from the FPGA and returns the data to MATLAB® or Simulink®.

There are two workflows to capture data from your FPGA board into MATLAB or Simulink:

  • First workflow — When you generate the HDL IP with HDL Coder™, use the HDL Workflow Advisor tool to generate the data capture IP and integrate it in the design.

  • Second workflow — If you have an existing HDL design, HDL Verifier™ provides tools to generate the data capture IP. Then, manually integrate the generated IP into your FPGA design.

To capture data over a JTAG interface, you can follow either of these workflows. To capture data over an Ethernet interface, you must follow the second workflow.

To capture signals from your design, HDL Verifier generates an IP core that communicates with MATLAB. Use the HDL Coder workflow for automatic integration of the data capture IP core in your design. Otherwise, manually integrate this IP core into your HDL project and deploy it to the FPGA along with the rest of your design. Then, use one of the following methods to capture data.

  • For capturing data to MATLAB – HDL Verifier generates a customized tool that returns the captured signal data. Alternatively, you can use the generated System object™ to capture data programmatically.

  • For capturing data to Simulink – HDL Verifier generates a block that has output ports corresponding to the signals you captured.

In both cases, you can specify data types for the captured data, number of windows to capture, and trigger conditions that control when the data is sampled.

When the design is running on the FPGA, first the generated IP core waits for the trigger condition that you specify. Define a trigger condition by specific values matched on one or more signals. When the trigger is detected, the logic captures the designated signals to a buffer and returns the data over the JTAG or Ethernet interface to the host machine. You can then analyze and display these signals in your MATLAB workspace or Simulink model.

Generate and Integrate Data Capture IP Using HDL Workflow Advisor

When you use the HDL Workflow Advisor tool to generate your HDL design, first mark interesting signals as test points in Simulink. Configure your design using the HDL Workflow Advisor tool to:

  • Enable test point generation by selecting the Enable HDL DUT port generation for test points option in the Set Target Interface step. For more information, see Set Target Interface (HDL Coder).

  • Connect test point signals to the FPGA Data Capture - JTAG interface in the Set Target Interface step.

  • Set up buffer size and maximum sequence depth for data collection in the Generate RTL Code and IP Core step. For more information, see Generate RTL Code and IP Core (HDL Coder).

Then, run through the remaining steps to generate HDL for your design and program the FPGA. The data capture IP core is integrated in the generated design. You are now ready to Capture Data.

Configure and Generate IP Core for an Existing HDL Design

Before you can capture FPGA data, first specify which signals to capture, and how many samples to return. Use the FPGA Data Capture Component Generator to configure these and other settings, and to generate the HDL IP core. The IP core contains:

  • A port for each signal you want to capture or use as part of a trigger condition

  • Memory to capture the number of samples you requested for each signal

  • JTAG or Ethernet interface logic to communicate with MATLAB

  • Trigger logic that can be configured at run time

  • A ready-to-capture signal to control data flow from the FPGA

The tool also generates a customized FPGA Data Capture tool, System object, and model that communicate with the FPGA.

Integrate IP into FPGA

For MATLAB to communicate with the FPGA, you must integrate the generated HDL IP core into your FPGA design. If you used the HDL Workflow Advisor tool to generate your data capture IP, this step is automated. In this case, data capture IP operates on a single-clock rate, which is the primary clock of your design under test (DUT). If you did not use the HDL Workflow Advisor tool, follow these instructions in the generation report.

  1. Create a Vivado® project.

  2. Navigate to the hdlsrc folder.

  3. Follow one of these steps based on your connection type.

    • JTAG — Add the generated HDL files in the hdlsrc folder into your Vivado project. Then, instantiate the HDL IP core, datacapture, in your HDL code. Connect datacapture to the signals you requested for capture and triggers.

    • Ethernet — Run the insertEthernet.tcl script in the Vivado Tcl console by entering the source ./insertEthernet.tcl command.

Compile the project and program the FPGA with the new image via a JTAG cable.

Capture Data

The FPGA data capture IP core communicates over the JTAG or Ethernet cable between your FPGA board and the host computer. Make sure that the required cable is connected. Before capturing data, you can set data types for the captured data, and set trigger conditions that specify when to capture the data. To configure these options and capture data, you can:

  • Open the FPGA Data Capture tool. Set trigger and data type parameters, and then capture data into the MATLAB workspace.

  • Use the generated System object derived from hdlverifier.FPGADataReader. Set the data types and trigger condition using the methods and properties of the System object, and then call the object to capture data.

  • In Simulink, open the generated model and configure the parameters of the FPGA Data Reader block. Then run the model to capture data.

After you capture the data and import it into the MATLAB workspace or Simulink model, you can analyze, verify, and display the data.

See Also

| | |

Related Topics