Why do I get the error: " FIL cosimulation failed: the output does not match the expeced result" when I run FPGA-in-the-Loop Test?

Question

AriF 2022-9-5

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1795335-why-do-i-get-the-error-fil-cosimulation-failed-the-output-does-not-match-the-expeced-result-whe

评论： AriF 2022-9-19

Hi, iI m trying to run the fpga in the loop test inside HDL coder. The HDL code was generated by a script in matlab (I didn't use a model in Simulink). I selected the board Xilinx Virtex Ultrascale VCU118 and the connection is JTAG ( my board has an onboard Digilent USB-JTAG module) . Then I added Vivado tool to MATLAB search path. When I tried to validate FPGA board, I obtain this error: "FIL cosimulation failed: the output does not match the expeced result ".

How can I fix it? Thank you.

2 个评论
显示无隐藏无

YP 2022-9-13

FPGA-in-the-Loop test will use a simple unit delay as DUT. It doesn't depend on customer's HDL code. We currently don't has VCU118 on site to reproduce. To rule out the possibility of board setup issues, you may either try PCIe on VCK118 or try JTAG FIL on another FPGA board (if it is available).

AriF 2022-9-19

I will try to use the PCIe on my board. Thank you!

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2022-9-7

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1795335-why-do-i-get-the-error-fil-cosimulation-failed-the-output-does-not-match-the-expeced-result-whe#answer_1044545

If the HDL Code you are running is run with is generated from HDL Coder and is not matching the MATLAB or Simulink testbench then this is not an expected message. You can contact technical support with reproduction steps.