Is HDL Coder able to do falling clock edge trigger?

3 次查看（过去 30 天）

显示更早的评论

legendbb 2013-11-13

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/105976-is-hdl-coder-able-to-do-falling-clock-edge-trigger

回答： Tim McBrayer 2013-11-13

采纳的回答： Tim McBrayer

Looking at DDR mode, don't know if HDL Coder is capable of handling such.

Please comment, thanks,

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

采纳的回答

Tim McBrayer 2013-11-13

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/105976-is-hdl-coder-able-to-do-falling-clock-edge-trigger#answer_115097

HDL Coder cannot generate DDR code. It is planned for R2014a to support specifying either the positive or negative clock edge to use, but even then only one edge may be used at once. This single-edge limitation is due to the simple fact that Simulink semantics to not support DDR-style semantics.