How can I generate IP core for xilinx spartan 6 fpga in matlab

2 次查看（过去 30 天）
naren
naren 2024-3-19
回答： naren 2024-3-19
I am getting errors oin ipcore generation workflow : Main error is i am unable to generate AXI-4 LITE interfaces for inputs

请先登录，再回答此问题。

回答（1 个）

naren
naren 2024-3-19
The only workflow that worked for me was FPGA Turnkey.
Basically I took an led counter model and used the HDL Workflow advisor in FPGA Turnkey mode to implement it on my spartan 6 (xc6slx9) hardware .

类别

在 Help Center 和 File Exchange 中查找有关 Computer Vision Toolbox Supported Hardware 的更多信息

标签

产品


版本

R2023b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by