Does FPGA-in-the-loop dump the VHDL code as well as provide data to the board?
3 次查看(过去 30 天)
显示 更早的评论
Does FPGA-in-the-loop dump the code as well as provide data to the board or it provides the data into the board only, so we have to dump the code on the FPGA board separately?? Also Can we use FIL for Spartan 3E board? Which version of Matlab/Xilinx do I need for SPARTAN 3E?
0 个评论
采纳的回答
Tao Jia
2015-5-7
During simulation, FPGA-in-the-Loop would provide data to the FPGA board as input, and collect the output at the same time. We'll automatically generate an FPGA programming file so that you can use it to program the FPGA.
Unfortunately, Spartan 3E is not supported by FPGA-in-the-Loop. You'll need Spartan 6 FPGA boards - we support SP605, and Digilent Atlys boards.
更多回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!