Does FPGA-in-the-loop dump the VHDL code as well as provide data to the board?

Question

Mohammad Rafi Lone 2015-5-7

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/215486-does-fpga-in-the-loop-dump-the-vhdl-code-as-well-as-provide-data-to-the-board

评论： Mohammad Rafi Lone 2015-5-8

Does FPGA-in-the-loop dump the code as well as provide data to the board or it provides the data into the board only, so we have to dump the code on the FPGA board separately?? Also Can we use FIL for Spartan 3E board? Which version of Matlab/Xilinx do I need for SPARTAN 3E?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tao Jia 2015-5-7

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/215486-does-fpga-in-the-loop-dump-the-vhdl-code-as-well-as-provide-data-to-the-board#answer_178276

During simulation, FPGA-in-the-Loop would provide data to the FPGA board as input, and collect the output at the same time. We'll automatically generate an FPGA programming file so that you can use it to program the FPGA.

Unfortunately, Spartan 3E is not supported by FPGA-in-the-Loop. You'll need Spartan 6 FPGA boards - we support SP605, and Digilent Atlys boards.