Simulation initialization error with Xilinx reinterpret block for Fix54_36 output

4 次查看（过去 30 天）
ashwmk
ashwmk 2024-12-30
I have set up the following simple simulation, where a UFix54_0 constant is fed into a reinterpret block, which outputs a signed, two's complement number of form Fix54_36:
Here are the settings for teh system generator:
When I run the simulation I receive the following error:
Error loading /users/wklahold/.Xilinx/Sysgen/lin64/cache5/base/d481/9d225652abd1457877dbc15a16bd/xlsim.so
Error occurred during "Simulation Initialization".
This appears to occur only for an input bitwidth 54 and output binary point 36. If I change either the input bitwidth or the output binary point, the simulation completes without error. Much appreciated if anyone can figure out what's going on.

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Texas Instruments C2000 Processors 的更多信息

标签

产品


版本

R2012b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by