Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?

1 次查看（过去 30 天）
Kristina
Kristina 2015-6-9
评论： Yeung Pok Nga 2024-6-17
Hello.
Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA Cyclone IV, Matlab 2014b.

请先登录，再回答此问题。

回答（1 个）

Ganesh Gaonkar
Ganesh Gaonkar 2015-6-12
Hi,
This example from MathWork's HDL Verifier Toolbox can give you a good idea on the relation between Simulink Sample Time and FPGA clock ticks.

类别

在 Help Center 和 File Exchange 中查找有关 Sources 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by