Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?
显示 更早的评论
Hello.
Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA Cyclone IV, Matlab 2014b.
回答（1 个）
Ganesh Gaonkar
2015-6-12
0 个投票
Hi,
This example from MathWork's HDL Verifier Toolbox can give you a good idea on the relation between Simulink Sample Time and FPGA clock ticks.
1 个评论
Yeung Pok Nga
2024-6-17
This page doesn't exist anymore, could you please provide a different link? Thank you
类别
在 帮助中心 和 File Exchange 中查找有关 Startup and Shutdown 的更多信息
2024-6-17
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
