Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?

1 次查看(过去 30 天)
Hello.
Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA Cyclone IV, Matlab 2014b.

回答(1 个)

Ganesh Gaonkar
Ganesh Gaonkar 2015-6-12
Hi,
This example from MathWork's HDL Verifier Toolbox can give you a good idea on the relation between Simulink Sample Time and FPGA clock ticks.

类别

Help CenterFile Exchange 中查找有关 Sources 的更多信息

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by