Generate model from existing vhdl entity

2011 12 20
2 个回答
12 次查看（30 天）

0 个投票

I have a question regarding HDL Coder which we are evaluating right now. How can I set up an model from an existing VHDL entity. The interface should be created automatically from the architecture. Tried to find that in the docs, but could not find a solution to that.

请先登录，再回答此问题。

回答（2 个）

Tim McBrayer
Tim McBrayer 2011-12-20

0 个投票

The ability to do this automatically is not currently part of Simulink HDL Coder. It can be done manually, though, by building a subsystem with the desired IO interface as part of your larger HDL model. You should choose "BlackBox" for the HDL Block Architecture property. Simulink HDL Coder will generate a component instantiation using the names, ports, data widths, and so forth, from the BlackBox subsystem, integrated into your larger code generation model. It will not generate any code for the contents of that subsystem.
P. Fetzer
P. Fetzer 2011-12-20

0 个投票

But what if my workflow includes Simulation with external tools like ModelSim. Does that mean I cannot simulate my model directly because I have an black box that is not connected to my entity in any way?

类别

在 帮助中心 和 File Exchange 中查找有关 HDL Coder 的更多信息

产品

标签

提问:

P. Fetzer
P. Fetzer
2011-12-20

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by