How to implement the generated HDL code on FPGA?

2 次查看（过去 30 天）
Shruthi Sampathkumar
I've VHDL code generated from Matlab files using HDL Coder tool for Matlab. It is an adaptive filter design which requires speech signal input, that is to be sampled and given as inputs to my module. I want to run my module on Xilinx Vivado, and then implement it on FPGA board
Do I need to install Vivado System Generator along with its corresponding Matlab configuration to implement a adaptive filter file on a Basys3 board?
Or just install Vivado Design Suite, use XADC to sample the input signals, run the generated HDL code, and implement it on board?
Thanks, Shruthi Sampathkumar.

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by