HDL coder stand alone programming with verilog code file

Question

Mohammed Shameem Hussain 2016-4-9

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/278089-hdl-coder-stand-alone-programming-with-verilog-code-file

评论： Tim McBrayer 2016-4-20

My objective is to use hdl coder for standalone fpga programming (rapid prototyping with matlab). But I have some code in Verilog and some in matlab Simulink. Please suggest how can I combine both and do direct flashing from matlab (standalone)

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2016-4-11

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/278089-hdl-coder-stand-alone-programming-with-verilog-code-file#answer_217380

Investigate the use of the Black Box implementation for a Simulink subsystem. This capability is specifically designed to allow importing external, non-generated HDL code into a design with code generated by HDL Coder.

2 个评论
显示无隐藏无

Mohammed Shameem Hussain 2016-4-11

but my external coe is already in vhdl/Verilog. I want to make use of MATLAB dsp and combine my already code to make a standalone from MATLAB.

Tim McBrayer 2016-4-20

Yes, this is exactly what the BlackBox implementation is designed to do. You can model your existing code in Simulink if you wish, so that your Simulink simulation is valid. Or, you can just use a completely empty subsystem to bolt your existing code into place. I think that with HDL Verifier you can use your existing code in a Simulink simulation via cosimulation with ModelSim or Incisive. BlackBox is the default (and only) HDL implementation for the cosim blocks.

请先登录，再进行评论。