Feedback Transition to a State in State Flow

3 次查看（过去 30 天）
shauk
shauk 2017-5-10
回答： Arunkumar M 2018-11-9
So i want to state 1 the first time with the condition [Rising== 1 && n == 32] and then re enter it everytime from state 8 with the transition [Rising== 1 && n == 1]. Would this work?
When i implement this design using HDL coder and download it on the FPGA i don't see any output signal. I output my signals to simulink from state 8.
  2 个评论
Alain Kuchta
Alain Kuchta 2017-5-12
Have you verified your design by simulating the Stateflow chart in Simulink? Is the output what you expect?
Do you want the condition for the transition from State_8 to State_1 to be [Rising== 1 && n == 1] or do you want to the action of the transition to be setting the value of Rising and n ?
shauk
shauk 2017-5-22
Hallo I want the condition for the transition from State_8 to State_1 to be [Rising == 1 && n == 1]. But later i checked it on the simulink state flow chart and it works fine.

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Arunkumar M
Arunkumar M 2018-11-9
[Rising == 1 && n == 1] condition was used for entering State_8 as well as for exiting State_8. This makes State_8 to be active only for 1 task cycle. This could be the reason why you are not seeing any output from State_8.

类别

在 Help Center 和 File Exchange 中查找有关 Complex Logic 的更多信息

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by