Problem with 'Fine Frequency Compensation' in HW/SW QPSK transceiver using FMCOMMS1

2 次查看(过去 30 天)
Hello,
I'm working for a project to streaming video base on Zynq and Fmscomms1 hardware, we base on the hardware-software co-design example
I generates the hdl DSP ipcore from matlab block and now able to transmit and receive data through it. But when I try to aging the stable of system by start transmit and receive data loopback a hundred of time and then disable/reset channel and re-enable again. I meet a problem the receiver cannot see data forever after several time up/down the channel.
So I try to dig in into the DSP hdl code generated by HDL coder, this is how i debug it. I capture the data in each IP core block when system is failed and using simulink to analyze the correct of data. And I found the data from output port of Fine Frequency Compensation is wrong when system failed(receiver cannot see data) while data from coarse frequency block still right (able to decode by matlab).
I'm wondering the Fine Frequency Block generated by HDL coder is wrong, so do you have any ideas for me to continuous debug this system ?
  1 个评论
Noam Levine
Noam Levine 2018-4-12
编辑:Noam Levine 2018-4-12
Can you verify which version of MATLAB you are using? Can you also please clarify which transceiver board you're using - your say you're using FMComms1, which does not have an AD9361 transceiver on it, so the example you're using won't work properly. Are you sure you're not using an FMComms2, 3, or 4?

请先登录,再进行评论。

回答(0 个)

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by