试用软件

Error in output - simulink xilinx blockset

1 次查看（过去 30 天）

显示更早的评论

uzmeed 2019-3-7

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/448874-error-in-output-simulink-xilinx-blockset

Xilinx_archi.slx

I had been using Matlab2016a for the development of my Application. (attached)

When I run them seperately both modules are working fine. But when I integrate the two Multiplexers in subsystem1 ( upper and lower one) are giving incorrect output. Though the select line has the correct value but still the mux is giving wrong output.

Is there any thinh I m missing during module integration

Regards

Uzmeed

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

回答（0 个）

请先登录，再回答此问题。

类别

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

试用软件