AXI4-S interface must use the same sample rate

5 次查看（过去 30 天）
Michael Du
Michael Du 2020-1-20
This question is for the HDL advisor workflow. The AXIS data slave input of the system are taking in data from 3 channels, package them into the AXIS data input, then the IP block deserialize them into 3 channels of 16 bit data, and some algorithm calculation are performed with these 3 channels of data. The AXIS data outputs are a pair of 16 bits data and they are grouped into the AXIS Master out data. The interface mapping and high level system block are attached. During HDL flow conversion, it failed at the sample rate statement as "AXI4-S interface must use the same sample rate". I don't quite understand, because all the input data are running at the same clock rate and there is no rate transition used in the HDL simulink models.
Could you point out the reason for the rate conversion error?

请先登录，再回答此问题。

回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 FPGA, ASIC, and SoC Development 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by