When you say result is the same - how do you verify that? Are you visually comparing plots of the input and output signal, or are you logging the output to the base workspace and using an ISEQUAL comparison? Also, note that the Memory block simply acts like a Unit Delay block with discrete sample times.
Regarding the Discrete Filter Block - have you design the parameters such that it actually filters any frequencies in your input signal?