Hardware platform for "Stereo Disparity using Semi-Global Block Matching" example

Question

Muhammad Bilal 2021-4-20

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/807627-hardware-platform-for-stereo-disparity-using-semi-global-block-matching-example

评论： Muhammad Bilal 2021-4-27

Hi, I tried the example "Stereo Disparity using Semi-Global Block Matching" in Simulink and generated the HDL for IP. However, when I tried to test it on the actual hardware (Zedboard SOC) with image streaming using VDMA IP, the output is totally not recognizable. It seems that the control signals generated by the IP at the output are not generated properly as required by the VDMA IP. For instance, it totally discards the front and back porch. In simulation on Simulink, these signals are probably not required and thus the output is as expected. Any leads?? Thanks

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Bharathi Yogaraj 2021-4-27

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/807627-hardware-platform-for-stereo-disparity-using-semi-global-block-matching-example#answer_686035

Currently, output frame is reconstructed only based on valid signal. The algorithm does not consider back & front porch during processing. There are two options that can be explored as under.

Pixel Stream Aligner block can be used to get the reference and generate the control bus for output as required.
VDMA IP has an optional data re-alignment engine (DRE) feature that can be enabled to realign the frame to get the required output format.