How to select the data source in example "HWSW Co-Design QPSK Transmit and Receive Using Analog Devices AD9361AD9364"

1 次查看（过去 30 天）
晓晓 刘
晓晓 刘 2021-5-16
回答： Jieming Xu 2021-5-18
Hello everyone,
I'm learning AD9361 through example "HWSW Co-Design QPSK Transmit and Receive Using Analog Devices AD9361AD9364". I find that there is two "bypass" IP cores in block design, one for tx and the other for rx. Let's take tx path for example, in my opinion, the purpose of this IP core is to select data source (from PL dut or from DMA), is it right? If it is right, then how does CPU control the "bypass" IP core to select the data source? Is there any register map information related to this IP core so that CPU can control it through specific register?

请先登录，再回答此问题。

回答（1 个）

Jieming Xu
Jieming Xu 2021-5-18
Hi Xiaoxiao
Your understanding of the purpose of the IP cores is correct. The core is under the control of the MATLAB object/Simulink block property BypassUserLogic. Setting this value on the System object or Simulink block will set the core up correctly, this property is documented here. You can use code generation workflows to execute embedded C code on the processor, see the HW/SW co-design workflow.
Best regards,
Jieming Xu

类别

在 Help Center 和 File Exchange 中查找有关 Targeting FPGA & SoC Hardware 的更多信息

标签

产品


版本

R2019a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by