HDL Verifier™ generates SystemVerilog DPI components from MATLAB® functions and Simulink® models for use during verification. If a verification team needs to access a component’s internal signals in order to debug from the testbench, the 2015b release introduces the ability to define internal signals as test points. These test points allow a team to access the testbench without having to bring the signals up through ports; instead, the signals are accessed via a DPI function call.
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.