Main Content
AXI4 Read
Read data from IP core on target hardware through the AXI4-Lite interface
Add-On Required: This feature requires the Embedded Coder Support Package for Intel SoC Devices add-on.
Libraries:
Embedded Coder Support Package for Intel SoC Devices
Description
Use the AXI4-Lite interface to read a data vector from a contiguous group of registers on the Programmable Logic IP Core into the embedded processor. The AXI4 Read block only supports the AXI4-Lite protocol, allowing for simple, low-throughput memory-mapped communication. Typical uses for this protocol include reading from control and status registers.
Examples
Ports
Output
Parameters
Version History
Introduced in R2014b