0 个投票

after implementing a signal builder instead of single Steps, I get the following message:
"Incoming buses to block 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Switch' have a sample time mismatch. The signal at input port 1 of 'Thermoschock_aktuell/Rohr/Bus Creator' is of sample time [0, 0], while its corresponding signal at input port 1 of 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Bus Creator' is of sample time [0, 1]. This error message is related to a hidden SubSystem block."
This will happen with some multiport-switches in 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Switch'. I've currently no idea, why it works with steps, but not with signal builders.

请先登录，再回答此问题。

 采纳的回答

Andreas
Andreas 2011-7-14

1 个投票

Thanks for the hint. Now it works, after changing sample time of the signal builder block to [0,1] (fixed in minor step).

更多回答（3 个）

Arnaud Miege
Arnaud Miege 2011-7-12

2 个投票

One of your busses has a continuous sample time, while the other one a discrete sample time of 1s. Use a rate transition block to convert the continuous one to a discrete one with a sample time of of 1s.
HTH,
Arnaud
Guy Rouleau
Guy Rouleau 2011-7-13

1 个投票

In the Signal builder, go to the file menu, there is an option to set the sample time. Change it from 0 to 1.
I recommend enabling sample time colors to better understand this sort of issues. This is done form the Format menu of the model.
Andreas
Andreas 2011-7-12

0 个投票

Is there any possibilty to debug the system, so that rate transition is not necessary (currently I cannot find the one with "continuous time")?
Rate transition works, thanks so far :)

类别

在 帮助中心 和 File Exchange 中查找有关 Sources 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by