sample time mismatch
37 次查看(过去 30 天)
显示 更早的评论
after implementing a signal builder instead of single Steps, I get the following message:
"Incoming buses to block 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Switch' have a sample time mismatch. The signal at input port 1 of 'Thermoschock_aktuell/Rohr/Bus Creator' is of sample time [0, 0], while its corresponding signal at input port 1 of 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Bus Creator' is of sample time [0, 1]. This error message is related to a hidden SubSystem block."
This will happen with some multiport-switches in 'Thermoschock_aktuell/3-Wege-Ventil 1e2a/Switch'. I've currently no idea, why it works with steps, but not with signal builders.
0 个评论
采纳的回答
更多回答(3 个)
Arnaud Miege
2011-7-12
One of your busses has a continuous sample time, while the other one a discrete sample time of 1s. Use a rate transition block to convert the continuous one to a discrete one with a sample time of of 1s.
HTH,
Arnaud
Guy Rouleau
2011-7-13
In the Signal builder, go to the file menu, there is an option to set the sample time. Change it from 0 to 1.
I recommend enabling sample time colors to better understand this sort of issues. This is done form the Format menu of the model.
0 个评论
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!