generate simulink model from VHDL code?

Question

Roger 2014-3-5

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/120267-generate-simulink-model-from-vhdl-code

评论： Roger 2014-3-6

Hi,

I want to know if HDL coder is capable of generating simulink model from a given VHDL code? in order to intergret exist small part of design to a larger project. That will save large amount of time for development. Thanks!

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2014-3-5

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/120267-generate-simulink-model-from-vhdl-code#answer_127177

No, there is no capability within HDL Coder to generate Simulink from HDL; the tool works exclusively in the other direction.

If you need to import VHDL into a larger design, you can use HDL Coder's Black Box feature to include handwritten HDL code into a larger set of generated HDL code. You could also use HDL Verifier to cosimulate hand-written HDL code in a Simulink design.