FPGA: Advantages coding conversion using HDL coder vs. direct coding in VHDL/Verilog

Question

want2know 2014-11-17

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/163023-fpga-advantages-coding-conversion-using-hdl-coder-vs-direct-coding-in-vhdl-verilog

回答： Tim McBrayer 2014-11-17

Dear all,

I would like to know, since the conversion of Simulink to VHDL/Verilog coding could be done using HDL coder tool etc, what are the advantages of having Quartus/Nios2 for instance to program a FPGA? Forgive me if this really sounds stupid.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2014-11-17

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/163023-fpga-advantages-coding-conversion-using-hdl-coder-vs-direct-coding-in-vhdl-verilog#answer_159232

HDL Coder will generate bit true and cycle accurate HDL code from your Simulink or MATLAB design. It is not a synthesis tool; it cannot create a FPGA bitstream like Altera Quartus II does. The HDL Coder Workflow Advisor does integrate with Quartus (and Xilinx ISE and Vivado) to make it easy to generate the bistream using a 3rd-party synthesis tool. The HDL Verifier product allows the direct downloading of the bistream onto a supported board, and simulating on the actual hardware from within a Simulink simulation.