FPGA: Advantages coding conversion using HDL coder vs. direct coding in VHDL/Verilog

2 次查看(过去 30 天)
Dear all,
I would like to know, since the conversion of Simulink to VHDL/Verilog coding could be done using HDL coder tool etc, what are the advantages of having Quartus/Nios2 for instance to program a FPGA? Forgive me if this really sounds stupid.

采纳的回答

Tim McBrayer
Tim McBrayer 2014-11-17
HDL Coder will generate bit true and cycle accurate HDL code from your Simulink or MATLAB design. It is not a synthesis tool; it cannot create a FPGA bitstream like Altera Quartus II does. The HDL Coder Workflow Advisor does integrate with Quartus (and Xilinx ISE and Vivado) to make it easy to generate the bistream using a 3rd-party synthesis tool. The HDL Verifier product allows the direct downloading of the bistream onto a supported board, and simulating on the actual hardware from within a Simulink simulation.

更多回答(0 个)

类别

Help CenterFile Exchange 中查找有关 FPGA, ASIC, and SoC Development 的更多信息

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by