清空筛选条件
清空筛选条件

Stateflow verification of models

4 次查看（过去 30 天）
Ariana
Ariana 2014-11-24
回答： Orion 2014-11-24
I have two questions regarding verification of design.
Firstly, I need to verify my stateflow design, a sample model as shown below. I know that there is a component called Simulink verification tool (i.e. Model Advisor), which checks the design against popular tests. But I could not find " reachability " check. Is there any ways to have reachability check on design? Say, I want to make sure I never reach S4. If not already there, I found somewhere that we can define custom checks, but I could not find how, and could not find a working example how to define a custom check. More help is needed.
2) My second question is about the generated C/C++ code. It is very cool that we can generate C/C++ code of our Stateflow code. Is there any ways to verify C/C++ code (not visual model) in Matlab?

请先登录，再回答此问题。

回答（2 个）

Azzi Abdelmalek
Azzi Abdelmalek 2014-11-24
编辑：Azzi Abdelmalek 2014-11-24
Maybe you need this toolbox: SystemTest
Orion
Orion 2014-11-24
Hi,
You're actually asking for several toolboxes
1) The Model Advisor allows you to chek some design rules, that's all, some additional options are available
To know the model coverage rate or MC/DC, you need the toolbox V&V
To generate all possible combinations of input and try to reach every part of a model : Simulink Design Verifier
2) To Verify some C code (generated or not) : polyspace code prover and polyspace bug finder

类别

在 Help Center 和 File Exchange 中查找有关 Test Model Components 的更多信息

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by