HDL Coder Black box Multiple clock domain
显示 更早的评论
We are trying to encapsulate legacy code that essentially acts as a CDC FIFO. Is there a clever way to do this?
Attached is a summation of what I've tried. Tried entering multiple clock / reset names in HDL properties, but the generated code did not cooperate.
回答（1 个）
Naveen Sahukari
2022-5-10
0 个投票
Hi Darryl,
Pease go through the following demo example as Asynchronous FIFO design with multiple clock domain crossing. In this model clock domain crossing is implemented using Doc block with BlackBox by inserting necessary Verilog/VHDL code.
matlab/toolbox/hdlcoder/hdlcoderdemos/hdlcoder_asynchronous_fifo.slx
matlab/toolbox/hdlcoder/hdlcoderdemos/hdlcoder_async_fifo.m
Regards
Naveen
类别
在 帮助中心 和 File Exchange 中查找有关 Sources 的更多信息
2022-5-10
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
