Difference in the output of CIC decimator while using with unbuffer and without unbuffer

2 次查看（过去 30 天）
muhammad ahmad
muhammad ahmad 2022-6-10
评论： muhammad ahmad 2022-6-15
I am using a CIC decimator block to downsample a high sample rate signal . the CIC decimator output is quite diffrent when i use it without unbuffer. but as for the FPGA apllication i need to unbuffer data the output is changed what could be the possible reason for this ? and how it could be resolved

请先登录，再回答此问题。

回答（1 个）

Bharath Venkataraman
编辑：Bharath Venkataraman 2022-6-13
Could you please provide a model that shows this behavior (you may want to try it using a fixed known input first)?
Are you sending in the input as a Mx1 array (sending it in as a 1xN array will have the block interpret it as multi-channel data).
  3 个评论
显示 1更早的评论
Bharath Venkataraman
Bharath Venkataraman 2022-6-14
I want to make sure I have the problem understood correctly.
  1. You have a Simulink model with the CIC Decimator that simulates correctly.
  2. You generated HDL code and put it on the FPGA.
  3. On the FPGA, you are finding discrepancies.
If the above is true, please try using the FPGA in the Loop workflow. This will run the HDL code on the FPGA but get data in and out of Simulink. It is a good way to verify that the HDL code runs on the FPGA correctly.
On the FPGA, you can also use FPGA data capture to capture data going in and out of the filter.

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 HDL Code Generation 的更多信息

标签

产品


版本

R2020a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by