signal over lapping in Down sampler output for ZYNQ FPGA

1 次查看（过去 30 天）
muhammad ahmad
muhammad ahmad 2022-6-17
评论： Bharath Venkataraman 2022-6-21
I am trying to down sample a 4 MHz signal while the decimated output downsamples the signl in a way that signals of each 1 MHz is appeared in that sameband how can be this output changed dothat all the signlas in the 4 MHz band are represented in 1 MHz

请先登录，再回答此问题。

回答（1 个）

Bharath Venkataraman
Are you trying to implement a chaneelizer? If so, here is the behavioral version in DSP System Toolbox and its HDL equivalent.
  4 个评论
显示 2更早的评论
muhammad ahmad
muhammad ahmad 2022-6-21
i do understand MATLAB answer is convienient but i thought you have better understanding of blocks of our intrest so why i f we could discuss it in little details
Bharath Venkataraman
Bharath Venkataraman 2022-6-21
I may not be the best person to help, so I suggest that you reach out to MathWorks support. They will be able to guide you to the right person.

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品


版本

R2022a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by