Internal error in Simulink Design Verifier back end.

3 次查看(过去 30 天)
This error occured when using simulink design verifier to generate test cases for my simulink model.
There are no explanations for this, any tips?
  2 个评论
Maneet Kaur Bagga
Can you please share the .dvo file and the .backtrace files of the current directory:
D:\01_git\SWC_ISLA_2021\02_Model\sldv_output\TSR_CmrRecognition

请先登录,再进行评论。

回答(0 个)

类别

Help CenterFile Exchange 中查找有关 Generate Tests 的更多信息

产品


版本

R2021a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by