清空筛选条件
清空筛选条件

HDL Coder Validation Model changes wiring

1 次查看（过去 30 天）
Manuel K
Manuel K 2022-12-1
评论： Manuel K 2022-12-29
Hello,
my latest validation model produced by simulink hdl coder didn't work, datatype and dimension related errors were in the model. Further investigation lead me to the root cause of the error: the ports of my DUT were connected in the wrong way.
This issue might not happen very often because normally the signal inputs are all on the left site while the outputs are on the right. For keeping the model layout nice and compact I changed this convention, which lead to to error in the validation-model.
The generated model however does not have this issue.
Here are some pictures to illustrate the problem: original, generated and validation model.
original model
generated model
validation model
Is this a bug?

请先登录，再回答此问题。

回答（1 个）

Nikhilesh
Nikhilesh 2022-12-29
As per my understanding this is the expected behaviour and I do not see any bug.
  1 个评论
Manuel K
Manuel K 2022-12-29
Is this mentioned anywhere? I haven't seen any reference to it in the modeling guidelines.
And if it works in one case and not in the other, I would not call this behavior expected.

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

产品


版本

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by