how to build a chain of a custom VHDL code
2 次查看(过去 30 天)
显示 更早的评论
Hi,
let's say I have a custom, hand-written VHDL code named "buffer.vhd", that have one boolean input and one boolean output.
I'd like to build with HDL coder, a wrapper code named "chain_of_buffer.vhd", that have one boolean input and one boolean output, and that contains n instances of "buffer.vhd" block, connected in series with each other. An additional port should be present to select the number of instances of the subsystem.
What is the most efficient way to do it?
I tried to understand examples about blackbox and for each subsystem but they are too much complicated for me.
I'm trying to bypass the issue discussed here https://it.mathworks.com/matlabcentral/answers/1916230-generating-asynchronous-delays-with-hdl-coder-in-simulink and realize a model of an asynchronous logic for third party simulator testbenches.
Thank you
0 个评论
回答(1 个)
Vanshika Vaishnav
2023-3-9
Here are some guidance for required model,refer the below mentioned documentations:-
0 个评论
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 HDL Coder 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!