gm_interface_model.slx file throws unexpected error when it is run by clicking Monitor and Tune button.

1 次查看（过去 30 天）
adeeljsid
adeeljsid 2023-4-13
编辑： Gowthami 2023-5-2
Using HDL workflow advisor, I generate gm_interface_model.slx file, but when I run, it throws following error.
External mode is terminating because Simulink received an unexpected incoming packet from target.
I using Xilinx Ultrascale MPSoC Board for implementing my algorithm on FPGA. My sample time of the interface model in 5e-3s.
What can be the cause of this error? Is something wrong with clocking my IP core?

请先登录，再回答此问题。

回答（1 个）

Gowthami
Gowthami 2023-4-17
编辑：Gowthami 2023-5-2
Hello,
It is my understanding that you are getting the error while running the'gm_interface_model.slx'model.
I would recommend you go through the solution provided in the following Matlab Answer -
https://in.mathworks.com/matlabcentral/answers/587705-external-mode-sample-rate-limitations-on-zynq-platform
  5 个评论
显示 3更早的评论
Gowthami
Gowthami 2023-5-2
Hello,
I would recommend you go through the solution provided in the following Matlab Answer -
https://in.mathworks.com/matlabcentral/answers/587705-external-mode-sample-rate-limitations-on-zynq-platform
The above answer is explaining the issue when running the generated model.
While using External mode, you could use the new FPGA prototyping API from MATLAB, if your use case is to read/write data from FPGA.
For more information on Prototype FPGA Design on Hardware with Live Data by Using MATLAB Commands, you may go through the following link - https://www.mathworks.com/help/hdlcoder/ug/prototype-fpga-design-on-hardware-by-using-MATLAB-commands.html

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品


版本

R2021b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by