How to reprogram the FPGA using the previously generated bitstream
信息
此问题已关闭。 请重新打开它进行编辑或回答。
显示 更早的评论
I am using HDL Workflow Advisor to program the FPGA on the ZedBoard.
The problem is, when I close the Workflow Advisor window, I have to re-synthesize the design, even if I do not change it. Is there a way to reprogram the FPGA using the previously generated bitstream without going through the Workflow Advisor again?
1 个评论
Long Wang
2017-11-17
Actually this would also be my question :-) Additionally I would like to know, how to use JTAG to download the bitstream to Zedboard. Hopefully after two years, there will be an answer.
回答（0 个）
此问题已关闭。
关闭：
2021-8-20
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
