How do I parameterize signal bit width in generated DPI components?

4 次查看(过去 30 天)
I am trying to generate SystemVerilog DPI components from a Simulink model using HDL Coder. How can I parametrize the bit width of the model's fixed-point signals on the DPI level?

采纳的回答

MathWorks Support Team
Parametrizing the fixed signal bit width in the generated code isn't possible since data types are fixed at compilation and code generation.
It is, however, possible to parametrize this in the model (for simulation) by controlling fixed-signals' word length using a Simulink parameter. To do this, open a block’s parameters, navigate to the ‘Signal Attributes’ tab, expand the 'Output data type' options, and set ‘Word length’ to a 'Simulink.Parameter' object that you define, as shown in the screenshot below:
The parameter's storage class should be set to ‘Model default’ or ‘ExportedGlobal’. After creating the parameter in the base workspace, you must also copy and paste it into the model workspace using the Model Explorer and make the parameter a model argument by checking the box next to ‘Argument’ in the parameter's properties.

更多回答(0 个)

类别

Help CenterFile Exchange 中查找有关 HDL Code Generation 的更多信息

产品


版本

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by