real data type from hdl coder

Question

Suma 2015-4-12

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/197304-real-data-type-from-hdl-coder

评论： Suma 2015-4-15

采纳的回答： Tim McBrayer

Hi,

the hdl coder generates real data type which is not synthesizeable, only useful for simulation purpose.

How can we make the hdl coder to generate std_logic_vector before we convert to vhdl

thanks

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2015-4-13

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/197304-real-data-type-from-hdl-coder#answer_175027

HDL Coder's bit true and cycle accurate output mirrors precisely what you have placed into your Simulink or MATLAB design. If your design has double or single types, they will be emitted as real in VHDL or Verilog. You will need to convert your modeled types to a non-floating point type, most likely to fixed point. For MATLAB-based designs HDL Coder has fixed-point conversion built into the product workflow. For Simulink-based designs you can use the Fixed-Point Tool to aid you in your conversion.