试用软件

Why I am getting this error, even if I have no data type error through this design? Why ADC still accepting only uint32 if I had configure it to uint64. Can I open RF IP?

3 次查看（过去 30 天）

显示更早的评论

Piyush 2023-6-21

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1986189-why-i-am-getting-this-error-even-if-i-have-no-data-type-error-through-this-design-why-adc-still-ac

回答： Himanshu 2023-8-23

I make follwing change in this example:-

sampleperclock = 4;

decimation/interpolation factor = 4;

I want to Know if i can get access to RF Data Converter IP as error is showing inside of it and there is no methord to go inside of RF Data Converter

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Piyush 2023-6-26

matlab has example of RF DATA CONVERTER with sampleperclock =4 and 8, like in OFDM and how do you do that?

i am just geting above error as i change the sampleperclock

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Himanshu 2023-8-23

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1986189-why-i-am-getting-this-error-even-if-i-have-no-data-type-error-through-this-design-why-adc-still-ac#answer_1292202

Hi Piyush,

Please refer to the following MATLAB answers post which is also related the ‘Datatype mismatch error’.

https://in.mathworks.com/matlabcentral/answers/92959-why-do-i-receive-a-data-type-mismatch-error-when-using-a-model-reference-in-simulink

Hope this helps!

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

类别

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx Zynq Platform

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx Zynq Platform

在 Help Center 和 File Exchange 中查找有关 Xilinx Zynq Platform 的更多信息

标签

产品

版本

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

试用软件