QPSK transmitter and receiver HDL examples - Why there is no equalization added?

5 次查看（过去 30 天）
external
external 2023-8-11
编辑： Ganapathi Subramanian 2023-8-29
I am trying to implement a SDR on Xilinx FPGA using an example given in the Communication toolbox support package for Xilinx Zynq based radio.
https://in.mathworks.com/help/supportpkg/xilinxzynqbasedradio/ug/hw-sw-co-design-qpsk-transmit-and-receive-using-analog-devices-ad9361-ad9364.html
However this example does not contain equalization. First I though of modifying and adding an equalizer block to the system. However while searching through the internet I came across another example "HDL QPSK Transmitter and Receiver".
https://in.mathworks.com/help/hdlcoder/ug/hdlqpsktransmitterandreceiver.html
It also does not contain an equalizer.
Then I started to wonder if there is a fundamental limitation to adding an equalizer to a QPSK link.
Is there any specific reason why an equalizer is not added to the receiver in these examples?
(Eventhough I have selected the release 2022b, the examples for 2021b and 2023b also do not contain an equalizer)

请先登录，再回答此问题。

回答（1 个）

Ganapathi Subramanian
编辑：Ganapathi Subramanian 2023-8-29
Hi,
It is my understanding that you are trying to implement a SDR on Xilinx FPGA and wants to know why equalizer is not used in the example given in Communication toolbox support package for Xilinx Zynq based radio. Equalizers blocks such as linear equalizer and decision feedback equalizer doesn’t have the capability to generate HDL code. This is the reason behind not adding an equalizer to the receiver in the example.

类别

在 Help Center 和 File Exchange 中查找有关 Communications Toolbox 的更多信息

标签

产品


版本

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by