Error while using vector real gateway in

1 次查看（过去 30 天）
Siva Subramanian
Siva Subramanian 2023-11-6
编辑： Kiran Kintali 2023-11-6
Errors occurred during netlist generation. Error due to multiple causes. Cause 1 Simulink:blocks:DemuxInValidPortWidths: Invalid setting for input port dimensions of 'Lab1_1/HDL_filter/Vector Real Gateway In/Demux1'. The dimensions are being set to 1. This is not valid because the total number of input and output elements are not the same Cause 2 Simulink:Engine:PortDimsMismatch42: Error in port widths or dimensions. 'Output Port 1' of 'Lab1_1/HDL_filter/Vector Real Gateway In/I' is a one dimensional vector with 1 elements.
Help me in resolving this error

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali
Kiran Kintali 2023-11-6
编辑：Kiran Kintali 2023-11-6
https://www.xilinx.com/products/design-tools/vitis/vitis-model-composer.html
This issue needs to be posted to AMD tech support team. Possibly a bug in the vitis model composer / system generator block library.

类别

在 Help Center 和 File Exchange 中查找有关 Modeling 的更多信息

标签

产品


版本

R2021b

Translated by