adi rf som gpio options

7 次查看（过去 30 天）
Raz Elimelech
Raz Elimelech 2023-12-3
评论： Raz Elimelech 2023-12-6
hello ,
we are using the adi rf som hdl workflow advisor reference design in our project and we raised the need for gpio controller.
which gpio can we access on this board and how we access them ?

请先登录，再回答此问题。

采纳的回答

Tom Richter
Tom Richter 2023-12-4
Hi Raz,
Let me use a shipping example "HW/SW Co-Design QPSK Transmit and Receive Using Analog Devices AD9361/AD9364".
I changed the Target to ADI RF SOM. In HDL Workflow Advisor at 1.3 - Set Target Interface you can select some DIP Switches or Push Buttons as GPIOs for Inputs and LEDs for Outputs. You can also use External Port and provide a list of FPGA Pins at Interface Mapping: {'LSB',...,'MSB'}.
When you type something strange you get a message:
I just changed the overAir signal to be connected to PMOD P11-1 at FPGA pin AC18 (you can find it here) instead of using AXI4-lite. I know, this information can hardly be found in the documentation.
The IO Standard is set to a default setting for External Ports which is LVCMOS25 in this case. You will get a xdc-file:
Good luck,
Tom
  3 个评论
显示 1更早的评论
Tom Richter
Tom Richter 2023-12-6
Hey Raz,
I googled your carrier board AES-PZDRCC-BRK-G and compared it with the one I have AES-PZSDRCC-FMC-G. You should have no problems because all the buttons, LEDs, switches, and ethernet are conected to the same SOM pins (here I was not sure first). That said, you should be able to do everything with our tools what is related to the ADI RF SOM as long as you have the 2x2 SDR version (ADRV9361-Z7035). Meanwhile, I also found that we support both carriers already: https://www.mathworks.com/help/supportpkg/xilinxzynqbasedradio/ug/hardware-and-software-requirements.html
For the carrier what I have I could also find the xdc on ADI GitHub. The default iostandard we use for external ports is the one from the FMC connector. You don't have such a connector but 162 User-IO pins. The xdc file for the BOB shows FPGA regular IOs where P2 and P13 use the same iostandard (the upper and lower long User-IO pins on your image).
Best regards,
Tom
Raz Elimelech
Raz Elimelech 2023-12-6
Hello Tom,
thanks for the quick response , in addition to the question earliar i notice in the xdc file that the p2 port are set to lvcmos25 ? can i set the p2 to be lvcmos33 instead ?

请先登录，再进行评论。

更多回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品


版本

R2020b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by