Stateflow while-logic dead loop

Question

0 个投票

I'am using stateflow to model a system.

With this logic i am expecting if the input is 1, the output should be 1. If the input is not 1, do nothing (it'a one-time logic, if the input is once not 1, the output will be none from then).

I used a step signal from 1 to 2 as an input. But the simulation can't proceed since its a dead loop at first time step. Why is that and how to solve this?

2 个评论
显示无隐藏无

VBBV 2024-3-28

Try using a continuous signal instead of step signal

Dingxin Wang 2024-3-28

yes i tried to use a signal builder to build a continuous signal but it still didnt work

请先登录，再进行评论。

请先登录，再回答此问题。

Follow Question

Answer 1

Fangjun Jiang 2024-3-28

0 个投票

When input==1, you do have an infinite loop, right?

Connecting the feedback transition to the bottom junction would resolve it.

2 个评论
显示无隐藏无

Dingxin Wang 2024-3-29

hi, i dont really understand the infinite loop here. In the loop there is a precondition (input == 1), when the input changes to 2, it should jump out of the loop. How can i understand this?

Fangjun Jiang 2024-3-29

编辑：Fangjun Jiang 2024-3-29

See this for Stateflow while-loop. You don't have anything to change the condition. Any time when input==1, it will fall to the infinite loop trap.

https://www.mathworks.com/help/ecoder/ug/while-loop.html

请先登录，再进行评论。

Stateflow while-logic dead loop

2 个评论
显示无隐藏无

采纳的回答

2 个评论
显示无隐藏无

更多回答（0 个）

类别

产品

版本

标签

Community Treasure Hunt

Stateflow while-logic dead loop

2 个评论 显示 无 隐藏 无

采纳的回答

2 个评论 显示 无 隐藏 无

更多回答（0 个）

类别

产品

版本

标签

另请参阅

Community Treasure Hunt

2 个评论
显示无隐藏无

2 个评论
显示无隐藏无