HDL Coder Vivado timing report shows infinite slack
4 次查看(过去 30 天)
显示 更早的评论
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message saying 'Run build process passed with timing: Timing constraints met.'. But when i open the timing report, in the min delay paths section i see some paths with infinite slack? is this something that would affect the FPGA performance? If so how can i fix this?
Thank you in advance
0 个评论
回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!