PLL phase-locked frequency failure

Question

xin 2024-5-25

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2122606-pll-phase-locked-frequency-failure

回答： UDAYA PEDDIRAJU 2024-6-6

I used the RTU box 204 to build the PLL phase-locked loop, in order to eliminate the algebraic loop, in the phase wt and dq transformation between the feedback loop added unit delay module, the interrupt frequency is 10kHz, but the frequency of the phase-locked slowly increased from 50Hz to more than 70Hz; If the unit delay module is removed it indicates that there is an algebraic loop code generation failure. The PI parameters of the phase-locked loop have been changed, but the frequency keeps increasing. Where should I troubleshoot the problem?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

UDAYA PEDDIRAJU 2024-6-6

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2122606-pll-phase-locked-frequency-failure#answer_1468236

Hi Xin,

Your PLL drift using RTU box 204 likely stems from the unit delay or PI parameters.

Unit Delay: Ensure the unit delay is placed correctly to break algebraic loops without unintended delays.
PI Parameters: Start with a low P gain and adjust the I gain for settling time. High P gain can cause drift.
Review Configuration: Verify RTU box settings match your PLL application (reference frequency, scaling).
Hardware Check: Look for loose connections, component tolerances, or noise issues.