Can't understand individual VHDL files generated.

Question

Jaykishan Solanki 2024-7-5，5:29

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2134631-can-t-understand-individual-vhdl-files-generated

回答： Aditya 2024-7-5，6:10

I have generated hdl code from a simulink model, but it has created many files. I don't have any prior experience with VHDL and can't understand what is each file doing. Is there any way to know what the individual VHDL files are doing?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Aditya 2024-7-5，6:10

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2134631-can-t-understand-individual-vhdl-files-generated#answer_1481531

Hi Jaykishan,

Please refer to this MATLAB documentation to understand the generated HDL code:

https://in.mathworks.com/help/hdlcoder/gs/example-generating-hdl-code-from-a-simulink-model.html#:~:text=Code%20Generation%20Complete.-,View%20HDL%20Code%20Generation%20Files,-A%20folder%20icon

This documentation explains the file structure and how you can understand different parts, as well as the mapping between Simulink components and the generated code.