Can't understand individual VHDL files generated.

1 次查看(过去 30 天)
I have generated hdl code from a simulink model, but it has created many files. I don't have any prior experience with VHDL and can't understand what is each file doing. Is there any way to know what the individual VHDL files are doing?

采纳的回答

Aditya
Aditya 2024-7-5
Hi Jaykishan,
Please refer to this MATLAB documentation to understand the generated HDL code:
This documentation explains the file structure and how you can understand different parts, as well as the mapping between Simulink components and the generated code.

更多回答(0 个)

类别

Help CenterFile Exchange 中查找有关 HDL Coder 的更多信息

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by