HDL Coder: Clock-rate pipelining example

Question

Thibault Gadeyne 2015-6-24

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/225133-hdl-coder-clock-rate-pipelining-example

评论： Thibault Gadeyne 2015-7-2

I would like to evaluate clock-rate pipelining functionality of HDL Coder. Is there any example available ?

Thanks in advance

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Girish Venkataramani 2015-6-24

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/225133-hdl-coder-clock-rate-pipelining-example#answer_183839

Hello,

Yes, we are in the process of publishing an example for the clock-rate pipelining feature in R2015b. I'm happy to share this with you if you'd like. Can you share a little bit more on what your use-case is and what you are trying to achieve? I may be able to give you some guidance. This is a complex feature and requires some care in using it in such a way that it gives you the results you are expecting.

Girish

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

Answer 2

Thibault Gadeyne 2015-6-25

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/225133-hdl-coder-clock-rate-pipelining-example#answer_183927

Hello Girish,

I basically want to realize transfer functions or controllers running at limited speeds and I would be interested in using clock-rate pipelining to avoid slow delays. The final objective is to implement in a FPGA a plant model of a PMSM motor and a FOC controller. I tried to use the clock-rate pipelining option with a hand-made 1st order transfer function. The data sample time was 1e-6 and I set fundamental sample time to 1e-8. On the generated equivalent model the added pipeline delays run at 1e-6 sample time and not 1e-8 as I would like. The generated VHDL code doesn't seem to correspond to a clock-rate pipelining neither.

It would really help me if you can share with me the clock-rate pipelining example.

Thank you for your answer

Thibault

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

Answer 3

Girish Venkataramani 2015-6-25

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/225133-hdl-coder-clock-rate-pipelining-example#answer_184015

Hello Thibault

Yes, this kind of controller use-case is ideal for using clock-rate pipelining. Yes, I can certainly help you with that. Can you share a little more about your project/company etc? If you can, do you mind sharing your Simulink model - I could help you re-model it so that you can meet your latency requirements. Please let me know.

I will have the shipping example ready to share maybe within a week (or 2 at most).

Girish