Simulink HDL Coder - Filter - Fully Serial Interfacing
显示 更早的评论
I have generated an IIR filter using FDAtool, ported it to simulink, and got it running on an FPGA in full parallel mode. Now I want to implement the fully serial architecture, but I cannot find an example timing diagram for interfacing with the top level entity of the filter. Does anyone know where to find such an example timing diagram which explains how to interface with the fully serial filter?
Thanks
采纳的回答
更多回答(1 个)
类别
在 帮助中心 和 File Exchange 中查找有关 HDL Code Generation 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!