HDL IFFT optimize latency

2015 12 5
1 个回答
回答已采纳
更新时间：2016 1 5
148 次查看（30 天）

0 个投票

Hi; I used Optimize HDL IFFT but i have latency delay in the output which a lot of zero i think it is the like a time delay of real time processing. My question is how can i remove this zero in the output

请先登录，再回答此问题。

 采纳的回答

Bharath Venkataraman
编辑：Bharath Venkataraman 2015-12-7

0 个投票

The latency indicates the real-life behavior of the system on an FPGA or ASIC. To look at the data only when it is valid, use the valid output of the block and look at the data only when the validOut is high.

4 个评论
显示 2更早的评论 隐藏 2更早的评论

sameer al-obaidi
sameer al-obaidi 2015-12-9
thank you; the B.W is reduced due to the delay and i want to transmit the data without delay can i do that or not and how?
In the actual system, you cannot run faster than one sample/clock, so if you do want to reduce your latency, you will need to precompute the output, store it and send it faster.
sameer al-obaidi
sameer al-obaidi 2015-12-22
How can implement pre-compute data. I try to store in workspace and import after that but HDL coder not support import data. please, can I implemented by other methods.
For your purposes, I believe you should take the output of the IFFT, and send it to a To Workspace block along with the validOut. In MATLAB, you can look at the data for all the indices which have validOut high. If the To Workspace output variables are dataOut and validOut, dataOut(validOut) -> should give you all the data when validOut is high.

请先登录，再进行评论。

更多回答（0 个）

类别

在 帮助中心 和 File Exchange 中查找有关 Transforms 的更多信息

产品

标签

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by