VHDL code as a Black Box subsystem

Question

Sam 2012-1-19

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/26561-vhdl-code-as-a-black-box-subsystem

采纳的回答： Tim McBrayer

Is any documents to show integrating hand-written HDL code with "Black Box"? I cannot find any tutorials or examples.

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Walter Roberson 2012-1-19

Context: http://www.mathworks.com/matlabcentral/answers/12650-vhdl-verilog-simulink

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Tim McBrayer 2012-1-20

1
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/26561-vhdl-code-as-a-black-box-subsystem#answer_34709

Simulink® HDL Coder™ does not have a published demo directly addressing the use of hand-written code with a Subsystem Black Box implementation. However, the tool's User's Guide documentation does contain a fairly comprehensive example performing exactly the task you are asking about. See the section entitled (in the R2011b documentation) "Black Box Implementation for Subsystem Blocks", which resides in the "Interfacing Subsystems and Models to HDL Code" chapter.